Comparison of computational efficiency of various implementations of FFT algorithm on DSP processor
Jakub Banach
a:1:{s:5:"en_US";s:42:"University of Warmia and Mazury in Olsztyn";}Michał Śmieja
University of Warmia and Mazury in OlsztynDEng. – doctor in the Faculty of Technical Sciences at University of Warmia and Mazury in Olsztyn He is member of the Polish Society of Technical Diagnostics since 2016. His main interest focus on the use of the communication end embedded solutions in control and diagnostic mechatronic systems.
Abstrakt
The ongoing development of hardware solutions enabling more efficient signal processing is influencing the development of capabilities for reasoning about the state of technical objects. At the same time, solutions for processing data in close proximity to the technical object – edge computing – are becoming more widespread. In an era of new possibilities and expectations regarding signal processing, it is necessary to select a computing unit and a computational algorithm implementation tailored to the process being carried out. This article examines the performance of various implementations of the commonly used FFT algorithm in terms of execution time and energy consumption on a selected computing unit – the ADSP-SC589 DSP controller. The study examined implementations using the SIMD architecture of the computing unit, as well as implementations using a hardware calculation accelerator built into the device structure. The results obtained indicate significant differences in performance between the various implementations.
Słowa kluczowe:
DSP, signal processing, edge computing, hardware accelerationBibliografia
Verstraeten, T., Marulanda, F.G., Peeters, C., Daems,P.J., Nowé, A., Helsen, J. 2019. Edge computing for advanced vibration signal processing. Surveillance, Vishno and AVE conferences, INSA-Lyon, Université de Lyon. https://hal.science/hal-02188766v1. Google Scholar
Hida, I., Takamaeda-Yamazaki, S., Ikebe, M., Motomura, M., Asai, T. 2017. A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator. CS, vol. 08, no. 05, pp. 134–147. doi: 10.4236/cs.2017.85009. Google Scholar
Mala, F.A., Ali, R. 2022. The Big-O of Mathematics and Computer Science. JAMC, vol. 6, no. 1, pp. 1–3. doi: 10.26855/jamc.2022.03.001. Google Scholar
Mackowski, M., Niezabitowski, M. 2015. Power Consumption Analysis of Microprocessor Unit Based on Software Realization. 2015 20th International Conference on Control Systems and Computer Science, Bucharest, Romania: IEEE, 493–498. doi: 10.1109/CSCS.2015.75. Google Scholar
Luo, G., Guo, B., Shen, Y., Liao, H., Ren, L. 2009. Analysis and Optimization of Embedded Software Energy Consumption on the Source Code and Algorithm Level. 2009 Fourth International Conference on Embedded and Multimedia Computing, Jeju, Korea (South): IEEE, 1–5. doi: 10.1109/EM-COM.2009.5402965. Google Scholar
Ortiz, D.A., Santiago, N.G. 2008. Impact of source code optimizations on power consumption of embedded systems. 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, Montreal, QC, Canada: IEEE, 133–136. doi: 10.1109/NEWCAS.2008.4606339. Google Scholar
Guo, C., Yang, Y., Zhou, Y., Zhang, K., Ci, S. 2021. A Quantitative Study of Energy Consumption for Embedded Security. 2021 IEEE Wireless Communications and Networking Conference (WCNC), Nanjing, China: IEEE. 1–5. doi: 10.1109/WCNC49053.2021.9417382. Google Scholar
Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M. 2003. Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449), San Diego, CA, USA: IEEE Comput. Soc. 81–92. doi: 10.1109/MICRO.2003.1253185. Google Scholar
Homayoun, H. 2016. Heterogeneous chip multiprocessor architectures for big data applications. Proceedings of the ACM International Conference on Computing Frontiers, Como Italy: ACM. 400–405. doi: 10.1145/2903150.2908078. Google Scholar
Ozaki N. 2011. Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips. IEEE Micro, 31(6) 6–18. doi: 10.1109/MM.2011.94. Google Scholar
Aslan B., Yilmazer-Metin, A. 2022. A Study on Power and Energy Measurement of NVIDIA Jetson Embedded GPUs Using Built-in Sensor. 2022 7th International Conference on Computer Science and Engineering (UBMK), Diyarbakir, Turkey: IEEE. 1–6. doi: 10.1109/UBMK55850.2022.9919522. Google Scholar
Thakkar, A., Chaudhari, K., Shah, M. 2020. A Comprehensive Survey on Energy-Efficient Power Management Techniques. Procedia Computer Science, 167, 1189–1199. doi: 10.1016/j.procs.2020.03.432. Google Scholar
Sofianidis, I., Konstantakos, V., Nikolaidis, S. 2025. Reducing Energy Consumption in Embedded Systems Applications. Technologies, 13(2), 82. doi: 10.3390/technologies13020082. Google Scholar
Wu, H., Chen, C., Weng, K. 2021. An Energy-Efficient Strategy for Microcontrollers. Applied Sciences, 11(6), 2581. doi: 10.3390/app11062581. Google Scholar
Guo, C., Ci, S. 2017. A Survey of Energy Consumption Measurement in Embedded Systems. IEEE Access 2017, 5, 10068-10080. doi: 10.1109/ACCESS.2017.2712261. Google Scholar
Ning, Z., Vandersteegen, M., Van Beeck, K., Goedeme, T., Vandewalle, P. 2024. Power Consumption Benchmark for Embedded AI Interface. International Conferences on Applied Computing. Google Scholar
Osolinskyi, O., Lipianina-Honcharenko, K., Kochan, V., Sachenko, A., Zahorodnia, D. Energy Consumption of Methods for Pattern Recognition using Microcontrollers. IJC, 502–508. doi: 10.47839/ijc.22.4.3358. Google Scholar
Jankovic, S.P., Drndarevic, V.R. 2015. Microcontroller power consumption measurement based on PSoC. 2015 23rd Telecommunications Forum Telfor (TELFOR), Belgrade, Serbia: IEEE, 673–676. doi: 10.1109/TELFOR.2015.7377557. Google Scholar
Shye, A., Scholbrock, B., Memik., G. 2009. Into the Wild: Studying Real User Activity Patterns to Guide Power Optimizations for Mobile Architectures". MICRO’09. Google Scholar
Nash, D.C., Martin, T.L., Ha, D.S., Hsiao, M.S. Towards an Intrusion Detection System for Battery Exhaustion Attacks on Mobile Computing Devices. Third IEEE International Conference on Pervasive Computing and Communications Workshops, Kauai Island, HI, USA: IEEE, 2005, 141–145. doi: 10.1109/PERCOMW.2005.86. Google Scholar
a:1:{s:5:"en_US";s:42:"University of Warmia and Mazury in Olsztyn";}
University of Warmia and Mazury in Olsztyn
<p style="widows: 2; page-break-inside: avoid; orphans: 2; margin-right: 0.05cm; margin-bottom: 0.35cm; line-height: 100%;" align="justify"><span style="font-size: small;">DEng. – doctor in the Faculty of Technical Sciences at University of Warmia and Mazury in Olsztyn He is member of the Polish Society of Technical Diagnostics since 2016. His main interest focus on the use of the communication end embedded solutions in control and diagnostic mechatronic systems.</span></p> Polska
DEng. – doctor in the Faculty of Technical Sciences at University of Warmia and Mazury in Olsztyn He is member of the Polish Society of Technical Diagnostics since 2016. His main interest focus on the use of the communication end embedded solutions in control and diagnostic mechatronic systems.
